

Figure 1A




Figure 1B




Figure 1C




Figure 1D




Figure 2




FIG 3a




FIG 3b




FIG 4a




FIG 4b




Figure 5




Figure 6

A cascode transistor module is established (S1).

 $\hat{\mathbb{I}}$

The resistive loads seen by the output nodes of the differential pair module are engineered to optimize the eye diagram shape or the $V_{cross,out}$ of the output signals of the cascode transistor module (S2).

Ŋ

Optionally, an optional cascode resistive module is used to alter the resistive loads seen by the output nodes of the differential pair module to further optimize the eye diagram shape or the $V_{cross,out}$ (S3).

Ŋ

Optionally, the resistance associated with the stage driving the differential pair is carefully selected (S4).

 $\hat{\mathbb{I}}$

Optionally, the signal input to the differential pair module is preconditioned (S5).

 \int

Optionally, the output signals of the cascode transistor module are coupled to an inductive module (S6).